View HM628512B_1070273.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

HM628512B series 4 m sram (512-kword 8-bit) ade-203-903d (z) rev. 3.0 aug. 24, 1999 description the hitachi HM628512B is a 4-mbit static ram organized 512-kword 8-bit. it realizes higher density, higher performance and low power consumption by employing 0.35 m m hi-cmos process technology. the device, packaged in a 525-mil sop (foot print pitch width) or 400-mil tsop type ii or 600-mil plastic dip, is available for high density mounting. the HM628512B is suitable for battery backup system. features ? single 5 v supply ? access time: 55/70 ns (max) ? power dissipation active: 50 mw/mhz (typ) standby: 10 m w (typ) ? completely static memory. no clock or timing strobe required ? equal access and cycle times ? common data input and output: three state output ? directly ttl compatible: all inputs and outputs ? battery backup operation a
HM628512B series 2 ordering information type no. access time package HM628512Blp-5 HM628512Blp-7 55 ns 70 ns 600-mil 32-pin plastic dip (dp-32) HM628512Blp-5sl HM628512Blp-7sl 55 ns 70 ns HM628512Blp-5ul HM628512Blp-7ul 55 ns 70 ns HM628512Blfp-5 HM628512Blfp-7 55 ns 70 ns 525-mil 32-pin plastic sop (fp-32d) HM628512Blfp-5sl HM628512Blfp-7sl 55 ns 70 ns HM628512Blfp-5ul HM628512Blfp-7ul 55 ns 70 ns HM628512Bltt-5 HM628512Bltt-7 55 ns 70 ns 400-mil 32-pin plastic tsop ii (ttp-32d) HM628512Bltt-5sl HM628512Bltt-7sl 55 ns 70 ns HM628512Bltt-5ul HM628512Bltt-7ul 55 ns 70 ns HM628512Blrr-5 HM628512Blrr-7 55 ns 70 ns 400-mil 32-pin plastic tsop ii reverse (ttp-32dr) HM628512Blrr-5sl HM628512Blrr-7sl 55 ns 70 ns HM628512Blrr-5ul HM628512Blrr-7ul 55 ns 70 ns
HM628512B series 3 pin arrangement pin description pin name function a0 to a18 address input i/o0 to i/o7 data input/output cs chip select oe output enable we write enable v cc power supply v ss ground 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 ss a18 a16 a14 a12 a7 a6 a5 a4 a3 a2 a1 a0 i/o0 i/o1 i/o2 v v a15 a17 we a13 a8 a9 a11 oe a10 cs i/o7 i/o6 i/o5 i/o4 i/o3 cc 32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 ss v a15 a17 we a13 a8 a9 a11 oe a10 cs i/o7 i/o6 i/o5 i/o4 i/o3 a18 a16 a14 a12 a7 a6 a5 a4 a3 a2 a1 a0 i/o0 i/o1 i/o2 v cc 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 a18 a16 a14 a12 a7 a6 a5 a4 a3 a2 a1 a0 i/o0 i/o1 i/o2 v ss v a15 a17 we a13 a8 a9 a11 oe a10 cs i/o7 i/o6 i/o5 i/o4 i/o3 cc (top view) HM628512Blp series HM628512Blfp series HM628512Bltt series HM628512Blrr series (top view) (top view)
HM628512B series 4 block diagram function table note: : h or l we cs oe mode v cc current dout pin ref. cycle h not selected i sb , i sb1 high-z h l h output disable i cc high-z hl l read i cc dout read cycle l l h write i cc din write cycle (1) l l l write i cc din write cycle (2) i/o0 i/o7 cs we oe a13 a17 a15 a8 a10 a11 v v cc ss row decoder memory matrix 1,024 4,096 column i/o column decoder input data control timing pulse generator read/write control a5 a9 a4 a18 a16 a1 a0 a2 a12 a14 a3 a7 a6
HM628512B series 5 absolute maximum ratings notes: 1. C3.0 v for pulse half-width 30 ns 2.maximum voltage is 7.0 v recommended dc operating conditions (ta = C20 to +70 c) note: 1. C3.0 v for pulse half-width 30 ns dc characteristics (ta = C20 to +70 c, v cc = 5 v 10% , v ss = 0 v) notes: 1.typical values are at v cc = 5.0 v, ta = +25 c and specified loading, and not guaranteed. 2.this characteristics is guaranteed only for l version. 3.this characteristics is guaranteed only for l-sl version. parameter symbol value unit power supply voltage v cc C0.5 to +7.0 v voltage on any pin relative to v ss v t C0.5* 1 to v cc + 0.3* 2 v power dissipation p t 1.0 w operating temperature topr C20 to +70 c storage temperature tstg C55 to +125 c storage temperature under bias tbias C20 to +85 c parameter symbol min typ max unit supply voltage v cc 4.5 5.0 5.5 v v ss 000v input high voltage v ih 2.2 v cc + 0.3 v input low voltage v il C0.3 *1 0.8 v parameter symbol min typ* 1 max unit test conditions input leakage current |i li |1 m avin = v ss to v cc output leakage current |i lo |1 m acs = v ih or oe = v ih or we = v il , v i/o = v ss to v cc operating power supply current: dc i cc 8 15 macs = v il , others = v ih /v il , i i/o = 0 ma operating power supply current i cc1 40 60 ma min cycle, duty = 100% cs = v il , others = v ih /v il i i/o = 0 ma operating power supply current i cc2 10 20 ma cycle time = 1 m s, duty = 100% i i/o = 0 ma, cs 0.2 v v ih 3 v cc C 0.2 v, v il 0.2 v standby power supply current: dc i sb 1 3 macs = v ih standby power supply current (1): dc i sb1 2* 2 100* 2 m avin 3 0 v, cs 3 v cc C 0.2 v 2* 3 50* 3 m a 2* 4 20* 4 m a output low voltage v ol 0.4 v i ol = 2.1 ma output high voltage v oh 2.4 v i oh = C1.0 ma
HM628512B series 6 4.this characteristics is guaranteed only for l-ul version. capacitance (ta = +25 c, f = 1 mhz) note: 1.this parameter is sampled and not 100% tested. ac characteristics (ta = C20 to +70 c, v cc = 5 v 10%, unless otherwise noted.) test conditions ? input pulse levels: 0.8 v to 2.4 v ? input rise and fall time: 5 ns ? input and output timing reference levels: 1.5 v ? output load:1 ttl gate + c l (100 pf) (HM628512B-7) 1 ttl gate + c l (50 pf) (HM628512B-5) (including scope & jig) read cycle parameter symbol typ max unit test conditions input capacitance* 1 cin 8 pf vin = 0 v input/output capacitance* 1 c i/o 10pfv i/o = 0 v HM628512B -5 -7 parameter symbol min max min max unit notes read cycle time t rc 55 70 ns address access time t aa 55 70 ns chip select access time t co 55 70 ns output enable to output valid t oe 25 35 ns chip selection to output in low-z t lz 10 10 ns 2 output enable to output in low-z t olz 55ns2 chip deselection to output in high-z t hz 0 20 0 25 ns 1, 2 output disable to output in high-z t ohz 0 20 0 25 ns 1, 2 output hold from address change t oh 10 10 ns
HM628512B series 7 write cycle notes: 1.t hz , t ohz and t whz are defined as the time at which the outputs achieve the open circuit\~conditions and are not referred to output voltage levels. 2.this parameter is sampled and not 100% tested. 3.a write occurs during the overlap (t wp ) of a low cs and a low we . a write begins at the later transition of cs going low or we going low. a write ends at the earlier transition of cs going high or we going high. t wp is measured from the beginning of write to the end of write. 4.t cw is measured from cs going low to the end of write. 5.t as is measured from the address valid to the beginning of write. 6.t wr is measured from the earlier of we or cs going high to the end of write cycle. 7.during this period, i/o pins are in the output state so that the input signals of the opposite phase to the outputs must not be applied. 8.if the cs low transition occurs simultaneously with the we low transition or after the we transition, the output remain in a high impedance state. 9.dout is the same phase of the write data of this write cycle. 10.dout is the read data of next address. 11.if cs is low during this period, i/o pins are in the output state. therefore, the input signals of the opposite phase to the outputs must not be applied to them. 12.in the write cycle with oe low fixed, t wp must satisfy the following equation to avoid a problem of data bus contention. t wp 3 t dw min + t whz max HM628512B -5 -7 parameter symbol min max min max unit notes write cycle time t wc 55 70ns chip selection to end of write t cw 50 60 ns 4 address setup time t as 00ns5 address valid to end of write t aw 50 60 ns write pulse width t wp 40 50 ns 3, 12 write recovery time t wr 00ns6 we to output in high-z t whz 0 20 0 25 ns 1, 2, 7 data to write time overlap t dw 25 30 ns data hold from write time t dh 00ns output active from output in high-z t ow 55ns2 output disable to output in high-z t ohz 0 20 0 25 ns 1, 2, 7
HM628512B series 8 timing waveforms read timing waveform (we = v ih ) t aa t co t rc t lz t oe t olz t hz t ohz valid data address cs oe dout t oh
HM628512B series 9 write timing waveform (1) (oe clock) t wc t cw t wp t as t ohz t dw t dh t aw t wr *8 address oe cs we dout din valid data
HM628512B series 10 write timing waveform (2) (oe low fixed) low v cc data retention characteristics (ta = C20 to +70 c) notes: 1.for l-version and 20 m a (max.) at ta = C20 to +40 c. 2.for l-sl-version and 3 m a (max.) at ta = C20 to +40 c. 3.for l-ul-version and 3 m a (max.) at ta = C20 to +40 c. 4.cs controls address buffer, we buffer, oe buffer, and din buffer. in data retention mode, vin levels (address, we , oe , i/o) can be in the high impedance state. 5.typical values are at v cc = 3.0 v, ta = +25 c and specified loading, and not guaranteed. 6.t rc = read cycle time. parameter symbol min typ max unit test conditions* 4 v cc for data retention v dr 2 v cs 3 v cc C 0.2 v, vin 3 0 v data retention current i ccdr 1* 5 50* 1 m av cc = 3.0 v, vin 3 0 v cs 3 v cc C 0.2 v 1* 5 15* 2 m a 1* 5 10* 3 m a chip deselect to data retention time t cdr 0 ns see retention waveform operation recovery time t r t rc * 6 ns address cs we dout din t wc t cw t wr t aw t wp t as t whz t ow t oh t dw t dh *11 *9 *10 *8 valid data
HM628512B series 11 low v cc data retention timing waveform (cs controlled) package dimensions HM628512Blp series (dp-32) v cc 4.5 v 2.2 v 0 v cs t cdr t r cs 3 v cc ?0.2 v v dr data retention mode hitachi code jedec eiaj weight (reference value) dp-32 conforms 5.1 g unit: mm 0.51 min 2.54 min 5.08 max 0.25 + 0.11 ?0.05 2.54 0.25 0.48 0.10 0 ?15 41.90 42.50 max 13.4 13.7 max 15.24 32 17 1 16 2.30 max 1.20
HM628512B series 12 package dimensions (cont.) HM628512Blfp series (fp-32d) hitachi code jedec eiaj weight (reference value) fp-32d conforms 1.3 g unit: mm *dimension including the plating thickness base material dimension 0.15 m *0.40 0.08 20.45 1.00 max 1.27 11.30 1.42 3.00 max *0.22 0.05 20.95 max 32 17 1 16 0 ?8 0.80 0.20 14.14 0.30 0.10 0.38 0.06 + 0.12 ?0.10 0.15 0.20 0.04
HM628512B series 13 package dimensions (cont.) HM628512Bltt series (ttp-32d) hitachi code jedec eiaj weight (reference value) ttp-32d conforms 0.51 g unit: mm *dimension including the plating thickness base material dimension 1.27 0.21 m *0.42 0.08 0.10 10.16 20.95 21.35 max 17 16 32 1 1.20 max 0 ?5 0.13 0.05 *0.17 0.05 11.76 0.20 0.50 0.10 1.15 max 0.80 0.40 0.06 0.125 0.04
HM628512B series 14 package dimensions (cont.) HM628512Blrr series (ttp-32dr) hitachi code jedec eiaj weight (reference value) ttp-32dr conforms 0.51 g unit: mm *dimension including the plating thickness base material dimension 1.27 0.21 m *0.42 0.08 0.10 10.16 20.95 21.35 max 16 17 1 32 1.20 max 0 ?5 0.13 0.05 *0.17 0.05 11.76 0.20 0.50 0.10 1.15 max 0.80 0.40 0.06 0.125 0.04
HM628512B series 15 cautions 1. hitachi neither warrants nor grants licenses of any rights of hitachis or any third partys patent, copy- right, trademark, or other intellectual property rights for information contained in this document. hitachi bears no responsibility for problems that may arise with third partys rights, including intellectual property rights, in connection with use of the information contained in this document. 2. products and product specifications may be subject to change without notice. confirm that you have re- ceived the latest product standards or specifications before final design, purchase or use. 3. hitachi makes every attempt to ensure that its products are of high quality and reliability. however, con- tact hitachis sales office before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support. 4. design your application so that the product is used within the ranges guaranteed by hitachi particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. hitachi bears no responsibility for failure or damage when used beyond the guaranteed ranges. even within the guaranteed ranges, consider normally foreseeable failure rates or fail- ure modes in semiconductor devices and employ systemic measures such as fail-safes, so that the equip- ment incorporating hitachi product does not cause bodily injury, fire or other consequential damage due to operation of the hitachi product. 5. this product is not designed to be radiation resistant. 6. no one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from hitachi. 7. contact hitachis sales office for any questions regarding this document or hitachi semiconductor prod- ucts. hitachi, ltd. semiconductor & integrated circuits. nippon bldg., 2-6-2, ohte-machi, chiyoda-ku, tokyo 100-0004, japan tel: tokyo (03) 3270-2111 fax: (03) 3270-5109 copyright ?hitachi, ltd., 1998. all rights reserved. printed in japan. hitachi asia pte. ltd. 16 collyer quay #20-00 hitachi tower singapore 049318 tel: 535-2100 fax: 535-1533 url northamerica : http:semiconductor.hitachi.com/ europe : http://www.hitachi-eu.com/hel/ecg asia (singapore) : http://www.has.hitachi.com.sg/grp3/sicd/index.htm asia (taiwan) : http://www.hitachi.com.tw/e/product/sicd_frame.htm asia (hongkong) : http://www.hitachi.com.hk/eng/bo/grp3/index.htm japan : http://www.hitachi.co.jp/sicd/indx.htm hitachi asia ltd. taipei branch office 3f, hung kuo building. no.167, tun-hwa north road, taipei (105) tel: <886> (2) 2718-3666 fax: <886> (2) 2718-8180 hitachi asia (hong kong) ltd. group iii (electronic components) 7/f., north tower, world finance centre, harbour city, canton road, tsim sha tsui, kowloon, hong kong tel: <852> (2) 735 9218 fax: <852> (2) 730 0281 telex: 40815 hitec hx hitachi europe ltd. electronic components group. whitebrook park lower cookham road maidenhead berkshire sl6 8ya, united kingdom tel: <44> (1628) 585000 fax: <44> (1628) 778322 hitachi europe gmbh electronic components group dornacher stra? 3 d-85622 feldkirchen, munich germany tel: <49> (89) 9 9180-0 fax: <49> (89) 9 29 30 00 hitachi semiconductor (america) inc. 179 east tasman drive, san jose,ca 95134 tel: <1> (408) 433-1990 fax: <1>(408) 433-0223 for further information write to:
HM628512B series 16 revision record rev. date contents of modification drawn by approved by 0.0 apr. 24, 1998 initial issue m. higuchi k. imato 0.1 nov. 19, 1998 dc characteristics i sb1 max: 40/20 m a to 100/50 m a low v cc data retention characteristics i ccdr max: 20/10 m a to 50/15 m a change of note1 and 2 s. kunito k. imato 1.0 jan. 13, 1999 deletion of preliminary features change of power dissipation standby: tbd (typ) to 10 m w (typ) dc characteristics i sb1 typ: tbd/tbd to 2/2 m a low v cc data retention characteristics i ccdr typ: tbd/tbd to 1/1 m a s. kunito k. imato 2.0 apr. 8, 1999 addition of l-ul-version dc characteristics i sb1 typ: 2/2 m a to 2/2/2 m a i sb1 max: 100/50 m a to 100/50/20 m a addition of note4 low v cc data retention characteristics i ccdr typ: 1/1 m a to 1/1/1 m a i ccdr max: 50/15 m a to 50/15/10 m a addition of note3 s. kunito k. makuta 3.0 aug. 24, 1999 low v cc data retention characteristics correct error: t r unit ms to ns

▲Up To Search▲

Price & Availability of HM628512B

	To Download HM628512B Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .